

## METHOD AND CIRCUIT FOR ELEMENT WEAROUT RECOVERY

## BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to semiconductor technology. More particularly, the present invention relates to a method and circuit for element wearout recovery.

10

2. Description of the Prior Art

It is well known in the semiconductor industry that certain physical properties associated with solid-state devices are  
15 subject to a variety of mechanical, electrical and/or chemical failure mechanisms. It is known that elements, such as, for example, transistors from both CMOS and Bipolar technologies, are susceptible during product use to certain reliability wearout mechanisms that can severely impact the efficient  
20 operation of a circuit design.

Hot-carrier degradation in NMOS and PMOS elements is, for example, a MOSFET wearout mechanism that can, over time, impact

circuit performance in both CMOS and Bipolar or BICMOS operations (e.g., reduce the on-state current in an NMOS element and/or increase the off-state current in a PMOS element).

Another example is NBTI. NBTI competes with bias-temperature

5 degradation in PMOS elements during circuit operations and is a key process and design limiter in advanced CMOS technologies.

NBTI is very dependent on temperature and gate bias. Hot-

carrier and NBTI degradation contributions can be distinguished by stressing at different temperatures. In addition, in Bipolar

10 transistors, beta degradation and electromigration induced stress build-up on the poly emitter may also affect overall circuit performance.

It is also well known that most of the degradation

15 resulting from the various wearout mechanisms, and impacting circuit element operation, can be recovered or repaired via an appropriate high temperature bake. For example, U.S. Patent No. 4,238,694 discloses a method for recovering selected areas of a radiation damaged semiconductor.

20

Drawbacks associated with the foregoing and other known healing or recovery techniques, include the need to electrically adjust the selected semiconductor device to be sensitive to a

specific electronic healing mechanism, the limited application of healing only damage resulting from radiation, the lack of healing specificity in using thermal energy, and/or the inability to use repeatedly the particular recovery technique.

5

Thus, notwithstanding what is known, there remains a need for an efficient method and circuit that can provide localized thermal healing to recover specific elements in specific circuits damaged and/or aged by specific wearout mechanisms (e.g., hot-carrier, NBTI, etc.).

10

#### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a recovery circuit that may be operatively connected to a circuit and/or a circuit element sensitive to a peculiar device wearout mechanism to allow at least a partial recovery thereof.

15

It is another object of the present invention to provide a recovery circuit that may be implemented as often as needed and at any time during the operative life of a circuit and/or circuit element.

20

It is still another object of the present invention to provide a recovery circuit that may be easily implemented to any circuit (analog, digital, etc.) application.

5       It is yet another object of the present invention to provide a recovery circuit that has a recovery element that may be integral or external to a wearout sensitive circuit element.

10       It is yet still another object of the present invention to provide a recovery circuit that uses localized heating to heal or recover a specific locally selected circuit and/or circuit element.

15       It is a further object of the present invention to provide a method for recovering a wearout sensitive circuit and/or a wearout sensitive circuit element.

20       It is still a further object of the present invention to provide a method for locally heating and/or healing specific wearout sensitive devices.

These and other objects and advantages of the present invention are achieved by a method and circuit for circuit

element wearout recovery that can be easily implemented to any circuit (e.g., analog, digital, etc.) application, that can be used at any time, and/or as often as needed, during the operative life of a circuit, and that satisfies the need for an efficient method and circuit for providing localized thermal healing to recover specific circuit elements in specific circuits damaged and/or aged by specific wearout mechanisms.

The recovery circuit of the present invention preferably has a current driver, at least two pass-gates, a first pass-gate connected in series to the current driver and a second pass-gate connected to a ground. The recovery circuit also has a recovery assembly or element and one or more contacts operatively connecting the recovery circuit to a wearout sensitive circuit or circuit element.

#### DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a recovery circuit in accordance with an illustrative embodiment of the present invention;

Figs. 2A through 2D are chart representations illustratively showing the recovery of a number of degraded circuit elements (e.g., MOSFETS);

5        Fig. 3 is a plot illustrating a temperature increase resulting from a current being driven through a polygate of a circuit element in accordance with an illustrative embodiment of the present invention;

10       Fig. 4 is a schematic diagram of a circuit element for DC operation in accordance with another illustrative embodiment of the present invention;

15       Fig. 5 is a schematic diagram of a self aligned polyresistor that is part of a gate structure of the circuit of Fig. 4;

Fig. 6 is a cross-section view of the polyresistor of Fig. 5 showing the current flow;

20

Fig. 7 is a schematic diagram of a circuit element for AC operation in accordance with still another illustrative embodiment of the present invention;

Fig. 8 is a schematic diagram of the external polygate resistors of the gate structure of the circuit of Fig. 7; and

5 Fig. 9 is a schematic diagram of the external resistors the gate structure of the circuit of Fig. 7.

#### DETAILED DESCRIPTION OF THE INVENTION

10 Referring to the drawings and, in particular, Fig. 1, a recovery circuit in accordance with an illustrative embodiment of the present invention is shown and generally represented by reference numeral 100. Recovery circuit 100 preferably has at least one current driver 102, at least one first pass-gate 104  
15 and at least one second pass-gate 106. First pass-gate 104 is preferably connected in series to current driver 102 and second pass-gate 106 is preferably connected to a ground 108.

Recovery circuit 100 preferably also has at least one first  
20 contact 110 and at least one second contact 112 that preferably connect the recovery circuit 100 to at least one specific circuit device or element 114. This connection between recovery circuit 100 and circuit element 114, which can be sensitive to a

peculiar wearout mechanism, allows for at least a partial, or preferably, a full recovery of circuit element 114 at any time, as necessary, during production operation.

5        In a preferred aspect of the present invention, circuit element 114 has one or more resistors 116. Resistor 116 can be connected to recovery circuit 100 via first contact 110 and/or second contact 112. Resistor 116 preferably facilitates in the selective local healing or recovery of circuit element 114 at  
10 any time during the operative life thereof. That is, when a voltage signal ( $V_h$ ) activates current driver 102 and closes first pass-gate 104 and second pass-gate 106, current, provided by current driver 102, can pass through resistors 116 to increase the temperature of circuit element 114 to initiate a  
15 recovery mechanism via recovery circuit 100.

Referring to Figs. 2A through 2D, the thermal recovery of several degraded circuit elements (e.g., MOSFETs) is graphically depicted. Figs. 2A to 2C illustrate the recovery of certain  
20 circuit elements that have been damaged or degraded by a NBTI symmetric stress for 20 hours at a temperature of about 140°C. As shown, a sequential exposure of the degraded circuit element to several approximately one hour bakes at temperatures ranging



from about 140°C to about 325°C results in at least a partial recovery. In particular, it is evidenced that the degree or extent of recovery is, at least in part, if not entirely, dependent on the bake temperature. For example, it appears that within a period of about an hour a full recovery is experienced at a bake temperature of about 325°C. This correlation is also reflected in Fig. 2D, which shows a circuit element (e.g., NFETs) that has been damaged or degraded during about an hour of exposure to a hot-carrier stress. As shown, after a bake of about one hour at a temperature of about 170°C, the circuit element recovers by about 12%. While, after a bake of about one hour at a temperature of about 250°C, the circuit element recovers by about 16%.

Thus, the observations reflected in Figs. 2A to 2D suggest that it is possible to recover a circuit sensitive element parameter of a degraded circuit element (e.g., transistor) to a level that is adequate to recover circuit functionality via an appropriate bake temperature for given amount of time.

Referring to Fig. 3, in another embodiment or aspect of the present invention, a process for reaching an appropriate bake temperature may be accomplished and/or controlled by both the

thermal conductivity and the power of current. The relationship can be described by:

$$T = T(Amb) + (K * P^2)$$

5

where T is the bake temperature, T(Amb) is the ambient temperature, K is the conductivity, and P is the power. The power dissipated is expressed by:

10

$$P = R * I^2 \approx \rho * L / W * I^2$$

where R is the resistance, I is the current, L represents length and W represents width. Thus, for a given configuration (W,L) the following expression can give an expected increase in temperature relative to the T(Amb) for a given current (I) passing through resistors 116:

15

$$T \approx T(Amb) + (K * (\rho * L / W * I^2)^2)$$

20

Accordingly, as reflected in Fig. 3, a temperature increase of about 125°C above T(Amb) is possible if about 3mA of current (I) is driven through a polygate of a MOSFET element, for example.

Referring to Fig. 4, in still another aspect or embodiment of the present invention, recovery circuit 100 can be implemented as part of a DC operating circuit. As shown, an  
5 active gate polyresistor (AGP) 118 can be operatively connected to a gate structure 120, preferably part of a MOSFET transistor, or the like, for localized self-heating and wearout recovery thereof. It is noted that this configuration may be implemented in both digital (e.g., input/output drivers) and analog circuit  
10 design schemes.

In this particular aspect of the present invention, a first component 122, a negative channel field effect transistor (NFET) current driver, for example, preferably operates to deliver a  
15 current (I) to AGP 118, a second component 124 (e.g., a second NFET), preferably operates to connect AGP 118 to a ground (VG), and a third component 126 (e.g., a third NFET), preferably operates to assure that elements (e.g., first and second contacts 110, 112) of AGP 118 are floating when recovery circuit  
20 100 is not activated. Activation of AGP 118 is preferably driven by a voltage signal (Vh1), which activates first component 122 and second component 124 so that current may be delivered to AGP 118 while at the same time, a complementary

voltage signal (Vh2), preferably relatively high (Vhigh), may be used to deactivate third component 126. Thus, in this aspect of the present invention, during operation of gate structure 120 first and second contacts 110, 112 are preferably floating, while the third component 126 remains activated (Vh2) to apply (VG) to gate structure 120.

Figs. 5 and 6, illustrate that in yet another embodiment or aspect of the present invention, AGP 118 may be an integral part (self-aligned) of gate structure 120 and the DC operation circuit. As shown, preferably an appropriate amount of current, preferably determined using the formulas previously discussed, passes from first contact 110 through AGP 118 to second contact 112. As previously stated, this allows for localized heating and/or recovery of specific wearout sensitive circuit elements in DC operations.

Referring to Figs. 7 through 9, in still another aspect of the present invention, recovery circuit 100 can be implemented as a part of an AC operating circuit. As shown, preferably a pair of dummy gate polyresistors (DGPs) 128 can be operatively connected to gate structure 120 (e.g., a MOSFET) for localized

self-heating and wearout recovery thereof. The DGPs 128 may be an integral with and/or external to gate structure 120.

The AC circuit design can be substantially similar to that of the DC operating circuit design shown in Fig. 4. However, in this particular aspect of the present invention, the third component 126 is preferably removed to eliminate any gate delay that may be contributed thereby. In addition, the DGPs 128 are preferably used in place of the AGP 118 of the DC circuit design. Thus, the DGPs 128 may preferably be activated via a voltage signal ( $V_h$ ) that activates the first and second components 122, 124 so as to allow current to pass through the DGPs 128. This current flow preferably facilitates a SiO/Si interface, for example, being heated to a predefined recovery temperature.

Having described some of the preferred aspects of the present invention, a method for recovering a circuit and/or a circuit element in accordance with a preferred embodiment or aspect of the present invention is outlined hereafter. It is noted that the following process is illustrative and merely one way to achieve a desired circuit recovery using the present

invention. Various alternatives and/or modifications may also be used and are within the scope of the present invention.

To effectively and efficiently recover a specific wearout  
5 sensitive circuit and/or circuit element damaged by a specific  
wearout mechanism (e.g., NBTI, HC, etc.), the recovery circuit  
100 of the present invention is preferably operatively connected  
to the specific wearout sensitive circuit and/or a wearout  
sensitive circuit element such that, during operation of the  
10 wearout sensitive circuit, the recovery circuit can be activated  
via a voltage signal at any time as desired, such as, for  
example, after the wearout sensitive circuit and/or the wearout  
sensitive circuit element have been damaged a certain predefined  
amount. Preferably, prior to activating the recovery circuit,  
15 the wearout sensitive circuit may be operated so that components  
of recovery circuit 100 are floating.

The recovery process may also include determining which  
specific wearout sensitive circuit element is sensitive to which  
20 specific wearout mechanism. This step preferably allows an  
appropriate recovery mechanism to be ascertained and ultimately  
facilitates in quantifying an appropriate bake temperature to  
recover or repair the specific wearout damage. The recovery

circuit can be activated via a voltage signal, for example, as many times as needed and at any time during operation.

As part of the recovery process, the wearout sensitive  
5 circuit and/or the wearout sensitive circuit element is/are preferably deactivated either before or concurrently with the activation of the recovery circuit 100. Once the recovery circuit 100 is activated, current can be driven through the recovery circuit facilitating localized heating of the wearout  
10 sensitive circuit and/or the wearout sensitive circuit element to a predefined bake temperature and for an appropriate amount of time to achieve a desired level of recovery.

It should be understood that the foregoing description is  
15 only illustrative of some of the embodiments of the present invention. Various alternatives and modifications can be devised by those skilled in the art without departing from the present invention. Accordingly, the present invention is intended to embrace all such alternatives, modifications and  
20 variances.